WO 2004/010470 PCT/US2003/022318

## CLAIMS:

## We claim:

4

1	1.	A method of forming a microelectronic structure on a semiconductor
2		material having a silicon surface layer on a substrate, comprising the
3		steps of:
4		a. implanting first dopant ions onto the surface layer;
5		b. subjecting the semiconductor material to a first annealing
6		process; and
7		c. subjecting the semiconductor material to a second annealing
8		process.
1	2.	The method of claim 1, comprising the step of implanting second dopan
2		ions of a second conductivity type opposite in polarity to the firs
3		conductivity type onto the surface layer, and wherein the step of
4		implanting second dopant ions occurs:
5		a. at an acceleration energy from 50 eV to 5000 eV; and
6		b. with a dosage from 1×10 <sup>13</sup> /cm <sup>2</sup> to 1×10 <sup>16</sup> /cm <sup>2</sup> .
1	3.	The method of claim 1, wherein the step of implanting first dopant ions
2	•	comprises at least one high energy implantation step greater than
3		200keV, and at least one low energy implantation step less than 5keV.
1	4.	The method of claim 3, wherein the high-energy ion implantation step is
2		carried out:
3		a. at an energy level of about 200 keV to about 2000 keV; and

b. with a dosage from  $1 \times 10^{13}$ /cm<sup>2</sup> to  $1 \times 10^{17}$ /cm<sup>2</sup>.

WO 2004/010470 PCT/US2003/022318

- 1 5. The method of claim 1, wherein the first annealing process comprises:
- a. heating the semiconductor material from about 800°C to about 1200°C with a ramp-up rate of about 50°C per second to about
- 4 1000°C per second; and
- b. after reaching a first desired temperature, holding the temperature
  for a time period from about 1 millisecond to about 1000 seconds.
- 1 6. The method of claim 1, wherein the first annealing process includes a
- cooling process that comprises cooling the semiconductor material at a
- ramp-down rate from about 50°C per second to about 500°C per second.
- 1 7. The method of claim 1, wherein the second annealing process
- 2 comprises heating the semiconductor material at a temperature from
- about 400°C to about 650°C, for a time period from about 1 second to
- 4 about 10 hours.
- 1 8. The method of claim 1, wherein the second annealing process
- 2 comprises heating the semiconductor material with such temperature,
- amount of time, and heating and cooling rates so that minimal dopant
- 4 diffusion occurs.
- 1 9. The method of claim 1, wherein at least a part of the first and second
- annealing processes occur in one selected from the group consisting of:
- a vacuum, nitrogen gas, and inert gas.
- 1 10. The method of claim 2, wherein the second dopant ions are selected
- from the group consisting of boron, arsenic, phosporus, and antimony.
- 1 11. The method of claim 2 wherein the second dopant ions have a
- 2 concentration of about 1x10<sup>16</sup> ions/cm<sup>3</sup> to about 1x10<sup>21</sup> ions/cm<sup>3</sup>.

WO 2004/010470 PCT/US2003/022318

9 6

1 12. The method of claim 1 wherein the second annealing process occurs any time after the first annealing process.

1 13. A method of forming a microelectronic structure on a semiconductor 2 material by molecular beam epitaxy growth, comprising the steps of:

3

4

5

6

7

8

9

10

5

- a. exposing, in a vacuum chamber, a single crystal semiconductor body to a flux of one or more atomic or molecular species, with the body maintained at a temperature greater than about 100°C and less than about 800°C;
- b. depositing a single crystal epitaxial layer with doped atoms that are electrically active; and
  - c. subjecting the semiconductor material to a post-growth annealing process.
- 1 14. The method of claim 13, wherein the annealing process occurs *in situ* in one selected from the group consisting of: a vacuum, nitrogen gas, and inert gas.
- 1 15. The method of claim 13, wherein the annealing process comprises 2 heating the semiconductor material with such temperature, amount of 3 time, and heating and cooling rates so that minimal dopant diffusion 4 occurs.